[Coursera] VLSI CAD: Logic to Layout by Rob A. Rutenbar (University of Illinois at Urbana-Champaign)
Coursera
Hosted by users
10 day statistics (1 downloads)
| Average Time | 30 mins, 01 secs |
| Average Speed | 797.61kB/s |
| Best Time | 30 mins, 01 secs |
| Best Speed | 797.61kB/s |
| Worst Time | 30 mins, 01 secs |
| Worst Speed | 797.61kB/s |
No comments yet
Add a comment