| Info hash | 625ae5f99f1cfdc2b8eb42577ca5271ad78967e0 |
| Last mirror activity | 1:37 ago |
| Size | 1.44GB (1,436,500,392 bytes) |
| Added | 2016-07-14 01:32:05 |
| Views | 2616 |
| Hits | 4804 |
| ID | 3238 |
| Type | multi |
| Downloaded | 6310 time(s) |
| Uploaded by |
 courses
|
| Folder | coursera-vlsi-cad-logic-to-layout |
| Num files | 218 files [See full list] |
| Mirrors | 13 complete, 0 downloading = 13 mirror(s) total [Log in to see full list] |
[Coursera] VLSI CAD: Logic to Layout by Rob A. Rutenbar (University of Illinois at Urbana-Champaign)
Coursera
Hosted by users
10 day statistics (3 downloads)
| Average Time | 1 hrs, 33 mins, 48 secs |
| Average Speed | 255.23kB/s |
| Best Time | 30 mins, 01 secs |
| Best Speed | 797.61kB/s |
| Worst Time | 2 hrs, 45 mins, 34 secs |
| Worst Speed | 144.60kB/s |