[Coursera] VLSI CAD: Logic to Layout by Rob A. Rutenbar (University of Illinois at Urbana-Champaign)
Coursera

Info hash625ae5f99f1cfdc2b8eb42577ca5271ad78967e0
Last mirror activity1:07 ago
Size1.44GB (1,436,500,392 bytes)
Added2016-07-14 01:32:05
Views1506
Hits2521
ID3238
Downloaded437 time(s)
Uploaded bygravatar.com icon for user courses
Foldercoursera-vlsi-cad-logic-to-layout
Num files218 files [See full list]
Mirrors17 complete, 0 downloading = 17 mirror(s) total [Log in to see full list]

10 day statistics (3 downloads)

Average Time 1 hrs, 40 mins, 18 secs
Average Speed 238.70kB/s
Best Time 10 mins, 49 secs
Best Speed 2.21MB/s
Worst Time 2 hrs, 25 mins, 04 secs
Worst Speed 165.04kB/s
Report